Abstract-This paper reports a mixed-signal architecture for capacitive accelerometers conditioning based on capacitance ratio to frequency conversion and high-precision digital frequency demodulation with coarse-fine time-to-digital converter (TDC) and delay-locked loop (DLL). Furthermore, the front-end has a capability to apply pulse-controlled electrostatic actuation which can be used for the accelerometer self-test or for closed-loop operation if an external digital feedback controller is added. Since the design is dominated by standard digital circuitry, the presented concept allows rapid prototyping, what is especially important in case of microsensors monolithically integrated in advanced CMOS processes where classic analog circuits are difficult to scale-down.
I. INTRODUCTION

MEMS (micro electromechanical systems) accelerometers
are currently becoming more and more ubiquitous devices. Es pecially rapid growth in the consumer electronics applications strongly encourages to find cheap and short time-to-market solutions for accelerometer design and production.
A possible way to meet these requirements is full integration of MEMS and standard CMOS electronics fabrication by means of standard CMOS metal layer micromachining. The mechanical performance and reliability are so far much worse than in case of custom MEMS processes. Despite this, in many high-volume noncritical applications the advantages of such devices like very low-cost unitary price, possible integration in a complex system-on-chip (e. g. single-chip wireless sensor node), smaller parasitics and mechanical feature size can outweigh the drawbacks.
State-of-the-art electronic interfaces for capacitive MEMS accelerometers are usually complex mostly-analog circuits.
The most common sensing architectures are based on continuous-time voltage synchronous modulator/demodulator [1] or switched-capacitors charge amplifier [2] . Despite pro viding very good performance (electronic noise approaches the mechanical noise), they are hardly scalable to modern CMOS nodes, since all the critical blocks are analog. Even more, usually an additional analog-to-digital converter or embedding the sensor into a mechanical delta-sigma loop [3] is required to provide a digital output.
An approach addressing these issues is presented in this work. By using little amount of relatively simple on-chip analog electronics (comparators and charge-pump for DLL, current-starved inverters and some switches) and implementing a significant part of the circuit using standard digital flow (digital decoder) or as a regular array of simple semi-custom cells (delay line), we obtain easily scalable design and portable architecture between deep-submicron and nanometric CMOS processes. Application of on-chip time-to-digital converter (TDC) [4] improves the standard digital demodulation method based on counters [5] , and offers performance competitive with other state-of-the-art solutions.
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The paper is organized as follows. In the second section the main concept of the architecture is sketched, including a brief descriptions of its main blocks and most important details of their implementation. In the following section a physical design is shown; also some simulations and performance estimations are demonstrated. Finally, the conclusion is stated.
II. ARCHITECTURE
The block diagram of the presented architecture is depicted in Fig. 1 978-1-4673-1260-8112/$3l.00 ©20 12 IEEE
A. CMOS-MEMS capacitive accelerometer
The presented architecture fits to any kind of accelerometer based on differential capacitive half-bridge, like comb in plane or three-plate out-of-plane devices. The goal application of the architecture are CMOS-MEMS integrated devices of both types, that are going to be built of standard CMOS interconnection metals and released using isotropic oxide etching, where promising results have been reported [6, 7] .
The dynamic behavior of an accelerometer can be very well approximated with a simple second-order mass-spring-damper system, which in the Laplace domain is given by the following equation: (1) where a is the input acceleration, x is the displacement of the proof mass m, b is the damping coefficient and k is the spring constant. Assuming frequencies below the resonance peak, the displacement of the proof mass is proportional to the input acceleration:
where COo is the device undamped resonant frequency. The dis placement changes the half-bridge C lOP and Cbot capacitances:
where A is the capacitor area, I.: is the permittivity of a medium between the plates (air by default), and do is the zero acceleration gap of the capacitor. In addition, an electrostatic force can be applied by voltage driving the accelerometer electrodes:
where l'tm is top-mid voltage and Vbm is bottom-mid voltage.
B. Oscillator
The signal processing starts with a relaxation oscillator con trolled by the accelerometer capacitance ratio. The oscillator ( Fig. 2 ) is based on a topology for differential capacitive sensors [8] upgraded by using sawtooth oscillation scheme, which improves the noise performance [9] . Simple ditlerential pair based comparators are applied. In addition to the basic sensing oscillation mode, the circuit has reset/shut down and PWMIPDM force-feedback modes, described in the following. 1) Sensing mode: A transient simulation showing the os cillator working principle can be seen if Fig. 2 . The oscillator output signal osc controls the switches charging the integrating capacitors Cl and C2 and switches connecting the supply and ground to the accelerometer top and bot nodes, that form the capacitive half-bridge inputs. The accelerometer mid plate is a bridge output node. The square wave voltage amplitude of this node is a function of the capacitance ratio inside the accelerometer, hence the proof mass position and acceleration. Then, the amplitude is converted to a time interval by detecting the crossing with a ramp voltage generated with one of the integrating capacitors CI and C2. The crossing detection by a 
where Ie and Vdd are the charging current and supply voltage respectively, while C1 = Cl = C2.
In practical cases x «do, therefore (5) becomes:
where fo denotes a zero acceleration frequency.
2) Resetlshut down mode: In order to remove the charge from the high-impedance mid node, a periodic reset is per formed. During this state all the terminals of the MEMS device are clamped to Vdd /2, and the integrating capacitors are discharged.
3) PWMIPDM self-testlclosed-loop actuation mode: Dur ing this mode, the integrating capacitors are discharged and the accelerometer mid node is grounded. The force pulses are applied by clamping one of the top and bot nodes to the ground, while the other one to the constant Vrb voltage, which can exceed supply voltage to provide sufficient force feedback dynamic range. Assuming the pulse frequency is much higher than the accelerometer bandwidth and mass dis placement much smaller than the MEMS gap do, the equivalent acceleration generated by a feedback pulse is given by the following expression:
where K is the pulse duty cycle.
C. Coarse-fine TDC
A TDC circuit (see Fig 3) is built of 11-bit synchronous counter, 144-tap voltage-controlled TDL embedded in charge pump DLL, counter sampling-and-synchronizing block and TDL decoder. A selection between 64-or 128-bit mode depending on the input frequency range is provided. When the loop is locked, the output of 128th (64th) cell is delayed by 3600 with respect to the oscillator output. In order to guarantee capturing the full period in case of positive delay offset, additional cells (133 to 144 or 65 to 72) are used for the further decoding.
The delay cell is formed by a current-starved inverter pair (Fig. 4) . The delay is controlled by a gate voltage of two NMOS transistors pairs. One pair is used for calibration and control of the maximum cell delay, another one is driven by the charge pump output voltage. Each cell input is loaded by a D-latch. In order to balance the delay of the falling and rising edges, the intermediate node connecting current-starved inverters is additionally loaded by a dummy inverter. Since accelerometer bandwidth is not bigger than a few kilohertz, while the oscillator frequency is tens of megahertz, if sufficient locking-range is provided, the DLL can easily adjust the total delay of TDL to the oscillator period 1/ f (time reference for TDC). With these assumptions, the TDL forms an oscillator phase quantizer and by applying measurement of constant time TinS defined as a time difference between rising slopes of stop and rst signals (generated from an external reference clock), a precise digital demodulation scheme is ob tained. The digitized value of the average oscillator frequency in the ith sampling period can be calculated by:
where ni is the latched counter value, mi is the latched TDL value (after decoding), M is an effective length of the delay line (the number of cells delaying the oscillator output by one period) and TinS is the sensing time (see Fig. 5 ). If M = 2 K , where K is a natural number, hardware implementation of (8) is trivial:
The oscillator pulse counter, sampler-and-synchronizer block and TDL-decoder form the semi-custom digital part of the TDC. In order to avoid error in case of counter sampler setup/hold violation and to solve issues related to synchroniza tion between stop and decoder clock elk, a result-consistent sampling scheme is used [10] . The TDL decoder detects the position of the first transition from the series of ones to the series of zeros (see Fig. 5 ). This position is a fine estimation of the phase difference between the arrival of the latest osc rising edge in the counter and the stop rising edge. In order to perform this task, a specific hardware algorithm based on line contents correlation with a bit mask containing series of ones and series of zeros has been implemented. The algorithm is robust with respect to some spurious errors in the line as well as the delay offset.
III. DESIGN, SIMUL ATIONS AND RESULTS
A. Chip design A test-chip has been designed in 150 nm CMOS technology with six metal layers and thick metal. The chip contains a set of CMOS-MEMS accelerometer prototypes integrated with the front-end described in this paper. The digital part was described in VHDL and synthesized with Cadence RTL Compiler and Encounter Digital Implementation for maximum f and elk frequency of 200 MHz. The TDL was done as a regular repetition of custom delay cells compatible with standard-logic cells grid. The remaining parts of the DLL and the oscillator were prepared fully-custom. In order to reduce substrate coupling between the digital core and the other blocks, a deep n-well isolation was used to separate digital ground. The layout is shown in Fig. 6 .
B. Simulations and performance estimations
In Fig. 7 , a post-layout transient simulation of the front-end response to self-test 3.3 V PWM drive with a duty cycle of 5% (max. 50%) equivalent to -4.3 G acceleration step, is shown. The test-chip has been taped out and as soon as the chips are available, the concept is going to be experimentally verified. 
